DocumentCode
1267629
Title
Waiting time jitter results for a reduced complexity SONET interface circuit
Author
Moore, T.E. ; Kusyk, R.G. ; Krzymien, W.A.
Author_Institution
Alberta Telecommun. Res. Centre, Edmonton, Alta., Canada
Volume
26
Issue
22
fYear
1990
Firstpage
1884
Lastpage
1886
Abstract
An alternative stuff threshold modulation (STM) synchroniser implementation for SONET interfaces is described. Experimental waiting time jitter measurements are reported for DS-1 which verify the feasibility of the modified design in terms of maintaining jitter generation requirements. This implementation involves less circuit complexity than conventional STM synchronisers and is applicable to all interface designs requiring STM.
Keywords
optical links; optical modulation; synchronisation; telecommunication networks; DS-1; circuit complexity; interface designs; jitter generation; reduced complexity SONET interface circuit; stuff threshold modulation; synchroniser implementation; waiting time jitter measurements;
fLanguage
English
Journal_Title
Electronics Letters
Publisher
iet
ISSN
0013-5194
Type
jour
DOI
10.1049/el:19901211
Filename
59481
Link To Document