• DocumentCode
    1300973
  • Title

    Validating Assertion Language Rewrite Rules and Semantics With Automated Theorem Provers

  • Author

    Morin-Allory, Katell ; Boulé, Marc ; Borrione, Dominique ; Zilic, Zeljko

  • Author_Institution
    Grenoble Inst. of Technol. (Grenoble INP), Grenoble, France
  • Volume
    29
  • Issue
    9
  • fYear
    2010
  • Firstpage
    1436
  • Lastpage
    1448
  • Abstract
    Modern assertion languages such as property specification language (PSL) and SystemVerilog assertions include many language constructs. By far, the most economical way to process the full languages in automated tools is to rewrite the majority of operators to a small set of base cases, which are then processed in an efficient way. Since recent rewrite attempts in the literature have shown that the rules could be quite involved, sometimes counterintuitive, and that they can make a significant difference in the complexity of interpreting assertions, ensuring that the rewrite rules are correct is a major contribution toward ensuring that the tools are correct, and even that the semantics of the assertion languages are well founded. This paper outlines the methodology for computer-assisted proofs of several publicly known rewrite rules for PSL properties. We first present the ways to express the PSL syntax and semantics in the prototype verification system (PVS) theorem prover, and then prove or disprove the correctness of over 50 rewrite rules published without proofs in various sources in the literature. In doing so, we also demonstrate how to circumvent known issues with PSL semantics regarding the never and eventually! operators, and offer our proposals on assertion language semantics.
  • Keywords
    rewriting systems; specification languages; theorem proving; PSL semantics; PSL syntax; SystemVerilog assertion; assertion language rewrite rules; assertion language semantics; automated theorem provers; computer-assisted proof; property specification language; prototype verification system theorem prover; Automata; Generators; Guidelines; Hardware; Hardware design languages; Semantics; Syntactics; Assertion languages; automated theorem provers; language semantics; proofs; rewrite rules;
  • fLanguage
    English
  • Journal_Title
    Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
  • Publisher
    ieee
  • ISSN
    0278-0070
  • Type

    jour

  • DOI
    10.1109/TCAD.2010.2049150
  • Filename
    5552218