Snapshot sampling for ultra-high speed data acquisition

A snapshot sampling technique is presented, which uses an optimised inverter chain for sample control and a simple sample-and-hold-circuit for highest speed and low current consumption. Simulations indicate a data acquisition time of 0.34 ns for a simple 0.8 μm digital CMOS process