On-chip signature analyser for analogue circuit testing

The authors propose a technique for on-chip analogue response compaction to implement self-test capabilities in analogue circuits. The integration function is identified as a powerful analogue compression scheme and op-amp-based implementations are proposed for both single and multiple-input analysers. Validations show that an improved fault coverage can be achieved