Title :
Mixed-signal transmitter chip with digital bridge and analogue front-end for XDSL in home networks
Author :
Sung, G.M. ; Hsieh, H.Y. ; Yu, C.P.
Author_Institution :
Dept. of Electr. Eng., Nat. Taipei Univ. of Technol., Taipei, Taiwan
Abstract :
This study presents a mixed-signal transmitter chip that is fabricated using mixed-signal 0.18-μm complementary metal oxide semiconductor technology in home network. The purpose is not only to design a digital bridge that is located between the Ethernet and the asynchronous transfer mode, but also to control the packet flow without using a microprocessor. The proposed chip comprises a transmitting path circuitry of analogue front-end (AFE), which consists of a line driver (LD), a low-pass filter, a digital-to-analogue converter (DAC) and a digital bridge, which includes five blocks μ frequency-division block, sub-receiver block, sub-counter block, utopia block and first-in-first-out (FIFO) block. In AFE, a segmented 10 bits DAC is used to eliminate glitches and to reduce differential non-linearity errors; a low-voltage LD is designed using a feed-forward capacitor and a quiescent current control circuit to reduce the zero crossover distortion and harmonics. With respect to the digital bridge, a synchronised source code is provided to produce three synchronised clock signals, and a FIFO block is applied as a traffic management to control the traffic quality. Notably, the digital bridge is designed using the bottom-up approach with a small latency.
Keywords :
CMOS digital integrated circuits; asynchronous transfer mode; bridge circuits; capacitors; digital subscriber lines; digital-analogue conversion; feedforward; home networks; low-pass filters; mixed analogue-digital integrated circuits; μ frequency-division block; AFE; DAC; Ethernet; FIFO block; LD; XDSL; analogue front-end; asynchronous transfer mode; differential nonlinearity error reduction; digital bridge; digital-to-analogue converter; feed-forward capacitor; first-in-first-out block; glitch elimination; harmonics reduction; home networks; line driver; low-pass filter; mixed-signal 0.18-μm complementary metal oxide semiconductor technology; mixed-signal transmitter chip; packet flow control; path circuitry; quiescent current control circuit; subcounter block; subreceiver block; synchronised clock signals; synchronised source code; traffic management; traffic quality control; utopia block; zero crossover distortion reduction;
Journal_Title :
Networks, IET
DOI :
10.1049/iet-net.2011.0054