Abstract :
A three-state CMOS buffer with the input hysteresis is proposed. The principle of its operation is described, and the operational conditions and static and dynamic parameters are briefly analysed. The circuit has a high output drive capability and increased noise immunity. The hysteresis can be controlled by a proper choice of the transistor geometries