Title :
IDDQ testing of single floating gate defects using a two-pattern vector
Author :
Champac, V.H. ; Figueras, J.
Author_Institution :
INAOE, Puebla, Mexico
fDate :
8/15/1996 12:00:00 AM
Abstract :
Intermediate voltages may appear at the output of a gate in the presence of single floating gate defects. Propagation of the effect of the intermediate voltage to driven gate(s) allows detection of the defect by sensing the increase in IDDQ consumption downstream in the circuit. The mechanisms responsible for the intermediate voltages are modelled, and, experimental measurements on circuits fabricated with the defect are found to be consistent with the proposed model and analysis
Keywords :
integrated circuit testing; IDDQ testing; integrated circuit; intermediate voltage; single floating gate defect; two-pattern vector;
Journal_Title :
Electronics Letters
DOI :
10.1049/el:19961033