Title :
Fast Carry Logic for Digital Computers
Author :
Gilchrist, Bruce ; Pomerene, J.H. ; Wong, S.Y.
Author_Institution :
Institute for Advanced Study, Princeton, N. J.
Abstract :
Existing large scale binary computers typically must allow for the maximum full length carry time in each addition. It has been shown that average carry sequences are significantly shorter than this maximum, on the average only five stages for a 40 digit addition. A method is described to realize the implied 8 to 1 time saving by deriving an actual ``carry completion´´ signal. Experimental results verify this saving.
Keywords :
Adders; Arithmetic; Large-scale systems; Logic circuits; Logic design; Safety devices; Timing;
Journal_Title :
Electronic Computers, IRE Transactions on
DOI :
10.1109/TEC.1955.5219482
