Title :
Rapid characterization and modeling of pattern-dependent variation in chemical-mechanical polishing
Author :
Stine, Brian E. ; Ouma, Dennis O. ; Divecha, Rajesh R. ; Boning, Duane S. ; Chung, James E. ; Hetherington, Dale L. ; Harwoo, C.R. ; Nakagawa, O. Samuel ; Oh, Soo-Young
Author_Institution :
Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA
fDate :
2/1/1998 12:00:00 AM
Abstract :
Pattern-dependent effects are a key concern in chemical-mechanical polishing (CMP) processes. In oxide CMP, variation in the interlevel dielectric (ILD) thickness across each die and across the wafer can impact circuit performance and reduce yield. In this work, we present new test mask designs and associated measurement and analysis methods to efficiently characterize and model polishing behavior as a function of layout pattern factors-specifically area, pattern density, pitch, and perimeter/area effects. An important goal of this approach is rapid learning which requires rapid data collection. While the masks are applicable to a variety of CMP applications including back-end, shallow-trench, or damascene processes, in this study we focus on a typical interconnect oxide planarization process, and compare the pattern-dependent variation models for two different polishing pads. For the process and pads considered, we find that pattern density is a strongly dominant factor, while structure area, pitch, and perimeter/area (aspect ratio) play only a minor role
Keywords :
integrated circuit interconnections; integrated circuit layout; integrated circuit measurement; masks; polishing; semiconductor process modelling; CMP processes; analysis methods; aspect ratio; back-end processes; chemical-mechanical polishing; damascene processes; interconnect oxide planarization process; layout pattern factors; measurement methods; modeling; pattern density; pattern-dependent variation; perimeter/area effects; pitch; polishing behavior; polishing pads; rapid characterization; rapid data collection; shallow-trench processes; structure area; test mask designs; Area measurement; Chemical processes; Circuit optimization; Circuit testing; Density measurement; Dielectric measurements; Integrated circuit interconnections; Pattern analysis; Planarization; Semiconductor device modeling;
Journal_Title :
Semiconductor Manufacturing, IEEE Transactions on