Simple method for limiting delay of optimised interleavers for turbo-codes

The authors propose a simple extension to a previously described iterative interleaver growth algorithm that enables the delay (and required memory) of designed interleavers to be halved with negligible performance loss. Low-power implementation of the finite state permutation engine is also described