DocumentCode :
1361717
Title :
A Configurable Heterogeneous Multicore Architecture With Cellular Neural Network for Real-Time Object Recognition
Author :
Kim, Kwanho ; Lee, Seungjin ; Kim, Joo-Young ; Kim, Minsu ; Yoo, Hoi-Jun
Author_Institution :
Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol., Daemon, South Korea
Volume :
19
Issue :
11
fYear :
2009
Firstpage :
1612
Lastpage :
1622
Abstract :
As object recognition requires huge computation power to deal with complex image processing tasks, it is very challenging to meet real-time processing demands under low-power constraints for embedded systems. In this paper, a configurable heterogeneous multicore architecture with a dual-mode linear processor array and a cellular neural network on the network-on-chip platform is presented for real-time object recognition. The bio-inspired attention-based object recognition algorithm is devised to reduce computational complexity of the object recognition. The cellular neural network is utilized to accelerate the visual attention algorithm for selecting salient image regions rapidly. The dual-mode parallel processor is configured into single instruction, multiple data (SIMD) or multiple-instruction-multiple-data modes to perform data-intensive image processing operations while exploiting pixel-level and feature-level parallelisms required for the attention-based object recognition. The algorithm´s hybrid parallelization strategy on the proposed architecture is adopted to obtain maximum performance improvement. The performance analysis results, using a cycle-accurate architecture simulator, show that the proposed architecture achieves a speedup of 2.8 times for the target algorithm over conventional massively parallel SIMD architecture at low hardware cost overhead. A prototype chip of the proposed architecture, fabricated in 0.13 mum complementary metal-oxide-semiconductor technology, achieves 22 frames/s real-time object recognition with less than 600 mW power consumption.
Keywords :
cellular neural nets; computational complexity; embedded systems; multiprocessing systems; network-on-chip; object recognition; parallel architectures; real-time systems; bioinspired attention; cellular neural network; complex image processing task; computational complexity reduction; configurable heterogeneous multicore architecture; cycle-accurate architecture simulator; data-intensive image processing operation; dual-mode linear processor array; dual-mode parallel processor; embedded system; feature-level parallelism; hybrid parallelization strategy; low-power constraint; metal-oxide-semiconductor technology; network-on-chip platform; parallel SIMD architecture; pixel-level parallelism; real-time object recognition; salient image region selection; single instruction-multiple data mode; visual attention algorithm; Cellular neural network; SIMD/MIMD; multicore; object recognition; parallelism;
fLanguage :
English
Journal_Title :
Circuits and Systems for Video Technology, IEEE Transactions on
Publisher :
ieee
ISSN :
1051-8215
Type :
jour
DOI :
10.1109/TCSVT.2009.2031516
Filename :
5229342
Link To Document :
بازگشت