Title :
Combinational test generation using satisfiability
Author :
Stephan, Paul ; Brayton, Robert K. ; Sangiovanni-Vincentelli, Alberto L.
Author_Institution :
Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA
fDate :
9/1/1996 12:00:00 AM
Abstract :
We present a robust, efficient algorithm for combinational test generation using a reduction to satisfiability (SAT). The algorithm, Test Generation Using Satisfiability (TEGUS), solves a simplified test set characteristic equation using straightforward but powerful greedy heuristics, ordering the variables using depth-first search and selecting a variable from the next unsatisfied clause at each branching point. For difficult faults, the computation of global implications is iterated, which finds more implications than previous approaches and subsumes structural heuristics such as unique sensitization. Without random tests or fault simulation, TEGUS completes on every fault in the ISCAS networks, demonstrating its robustness, and is ten times faster for those networks which have been completed by previous algorithms. Our implementation of TEGUS can be used as a base line for comparing test generation algorithms; we present comparisons with 45 recently published algorithms. TEGUS combines the advantages of the elegant organization of SAT-based algorithms with the efficiency of structural algorithms
Keywords :
automatic test software; circuit analysis computing; combinational circuits; computability; integrated circuit testing; logic testing; ATPG; TEGUS algorithm; combinational test generation; depth-first search; greedy heuristics; satisfiability; test set characteristic equation; Algorithm design and analysis; Character generation; Circuit faults; Computational modeling; Equations; Logic programming; Logic testing; Polynomials; Power generation; Robustness;
Journal_Title :
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on