Title :
Incorporating DRAM access modes into high-level synthesis
Author :
Panda, Preeti Ranjan ; Dutt, Nikil D. ; Nicolau, Alexandru
Author_Institution :
Synopsys Inc., Mountain View, CA, USA
fDate :
2/1/1998 12:00:00 AM
Abstract :
Memory-intensive behaviors often contain large arrays that are synthesized into off-chip memories. With the increasing gap between on-chip and off-chip memory access delays, it is imperative to exploit the efficient access mode features of modern-day memories (e.g., page-mode DRAM´s) in order to alleviate the memory bandwidth bottleneck. Although recent research efforts in high-level synthesis (HLS) have addressed the issue of memory-based synthesis, current techniques are unable to exploit efficiently the special access modes of these off-chip memories, resulting in significantly inferior performance using these memory library parts. Our work addresses this issue by (a) modeling realistic off-chip memory access modes for HLS, (b) presenting algorithms to infer applicability of HLS with these memory access modes, and (c) transforming input behavior to provide further memory access optimizations during HLS. We demonstrate the utility of our approach using a suite of memory-intensive benchmarks with a realistic DRAM library module. Experimental results show a significant performance improvement (more than 40%) as a result of our optimization techniques
Keywords :
DRAM chips; circuit optimisation; high level synthesis; DRAM access modes; DRAM library module; dynamic random-access memories; high-level synthesis; memory-based synthesis; offchip memories; optimization techniques; page-mode DRAM; Access protocols; Algorithm design and analysis; Application specific integrated circuits; Bandwidth; Delay; High level synthesis; Libraries; Random access memory; Scheduling algorithm; Synchronous generators;
Journal_Title :
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on