Title :
Partial parallel encoder for IRA codes
Author :
Hwang, S.O. ; Myung, S. ; Lee, Hongseok ; Park, Sung-Ik ; Lee, Jonathan Y.
Author_Institution :
DMC R&D Center, Samsung Electron. Co., Suwon, South Korea
Abstract :
A fast irregular repeat accumulator (IRA) encoder that reduces the encoder latency for generating parity bits is proposed. The transformation of the parity check matrix into the blockwise form and the usage of the partial parallel process bring a reduction of the number of system clocks for the IRA codes encoding.
Keywords :
encoding; matrix algebra; parity check codes; IRA codes; fast irregular repeat accumulator encoder; parity check matrix; partial parallel encoder;
Journal_Title :
Electronics Letters
DOI :
10.1049/el.2010.2896
