Charge pump boosting technique for power noise immune high-speed PLL implementation

A phase-locked loop (PLL) with a charge pump boosting technique is described. The technique enables the voltage controlled oscillator circuit in the PLL to run faster than conventional circuits at low supply voltage. This design method is applicable to PLLs with low jitter, high-speed characteristics in environments with high supply noise