Title :
Generation of digit reversed address sequences for fast Fourier transforms
Author :
Choinski, T.C. ; Tylaska, T.T.
Author_Institution :
US Naval Underwater Syst. Center, New London, CT, USA
fDate :
6/1/1991 12:00:00 AM
Abstract :
The hardware design of a circuit capable of producing digit reversed sequences for radix-2, radix-4, and mixed radix-2/4 fast Fourier transform (FFT) algorithms is presented in detail. The design requires selectively routing the output of a binary counter to the output address pointer used during the execution of the FFT. The digit reversed counter is capable of generating address sequences for fast sequences for fast Fourier transforms varying in size from 4 to 64 K data points
Keywords :
computerised signal processing; fast Fourier transforms; address sequences; binary counter; digit reversed address sequences generation; fast Fourier transforms; hardware design; radix-2; radix-4; Application software; Counting circuits; Digital circuits; Digital integrated circuits; Digital signal processors; Fast Fourier transforms; Hardware; Microprogramming; Read only memory; Routing;
Journal_Title :
Computers, IEEE Transactions on
