Hierarchical ATPG for analog circuits and systems

Automatic test-pattern generation (ATPG) algorithms for analog circuits have been under intense investigation for the last several years. As system design aggressively moves to system-on-a-chip (SoC) and core-based integration, hierarchical analog ATPG emerges as an even more difficult challenge. Attempts to develop an effective algorithm have had varying degrees of success. This article reviews some fundamental issues and recent work in hierarchical analog ATPG and presents an algorithm based on controllability and observability computation. This algorithm has been implemented in a prototype tool, and results based on several case studies show the application of the technique