Title :
An Adaptive Low-Cost Tester Architecture Supporting Embedded Memory Volume Diagnosis
Author :
Bernardi, Paolo ; Ciganda, Lyl
Author_Institution :
Dipt. di Autom. e Inf., Politec. di Torino, Torino, Italy
fDate :
4/1/2012 12:00:00 AM
Abstract :
This paper describes the working principle and an implementation of a low-cost tester architecture supporting volume test and diagnosis of built-in self-test (BIST)-assisted embedded memory cores. The described tester architecture autonomously executes a diagnosis-oriented test program, adapting the stimuli at run-time, based on the collected test results. In order to effectively allow the tester architecture to interact with the devices under test with an acceptable time overhead, the approach exploits a special hardware module to manage the diagnostic process. Embedded static RAMs equipped with diagnostic BISTs and IEEE 1500 wrappers were selected as case study; experimental results show the feasibility of the approach when having a field-programmable gate array available on the tester and its effectiveness in terms of diagnosis time and required tester memory with respect to traditional testers executing diagnosis procedures by means of software running on the host computer.
Keywords :
IEEE standards; built-in self test; embedded systems; field programmable gate arrays; random-access storage; IEEE 1500 wrappers; adaptive low cost tester architecture; built-in self-test assisted embedded memory cores; diagnosis oriented test program; embedded memory volume diagnosis; embedded static RAM; field programmable gate array; host computer; running software; Built-in self-test; Hardware; Memory management; Random access memory; Software; System-on-a-chip; Access protocols; adaptive algorithm; automatic test equipment; built-in self-test (BIST); fault diagnosis; semiconductor device testing; system on a chip (SoC); test data compression;
Journal_Title :
Instrumentation and Measurement, IEEE Transactions on
DOI :
10.1109/TIM.2011.2179822