DocumentCode
1456856
Title
Construction of multiple-rate quasi-cyclic LDPC codes via the hyperplane decomposing
Author
Jiang, Xueqin ; Yan, Yier ; Lee, Moon Ho
Author_Institution
Sch. of Inf. Sci. & Technol., Donghua Univ., Shanghai, China
Volume
13
Issue
3
fYear
2011
fDate
6/1/2011 12:00:00 AM
Firstpage
205
Lastpage
210
Abstract
This paper presents an approach to the construction of multiple-rate quasi-cyclic low-density parity-check (LDPC) codes. Parity-check matrices of the proposed codes consist of q X q square submatrices. The block rows and block columns of the parity-check matrix correspond to the hyperplanes (μ-flats) and points in Euclidean geometries, respectively. By decomposing the μ -flats, we obtain LDPC codes of different code rates and a constant code length. The code performance is investigated in term of the bit error rate and compared with those of LDPC codes given in IEEE standards. Simulation results show that our codes perform very well and have low error floors over the additive white Gaussian noise channel.
Keywords
cyclic codes; error statistics; matrix algebra; parity check codes; μ -flats; Euclidean geometries; additive white Gaussian noise channel; bit error rate; hyperplane decomposing; low-density parity-check; multiple-rate quasicyclic LDPC code; parity-check matrix; Decoding; Geometry; IEEE 802.16 Standards; Matrix decomposition; Null space; Parity check codes; Vectors; μ-flats; Euclidean geometry; low-density parity-check (LD PC) codes; parallel bundle; points; row decomposing;
fLanguage
English
Journal_Title
Communications and Networks, Journal of
Publisher
ieee
ISSN
1229-2370
Type
jour
DOI
10.1109/JCN.2011.6157428
Filename
6157428
Link To Document