Abstract :
The maximum capacitance of a polysilicon-gate MOSFET against oxide thickness is studied for different gate and substrate doping levels. It is found that substrate doping contributes to transistor capacitance degradation, imposing a limit on the lower voltage operation for sub-0.1 μm CMOS technologies