DocumentCode :
1471522
Title :
Simulation of complete VLSI fabrication processes with heterogeneous simulation tools
Author :
Pichler, Christoph M. ; Plasun, Richard ; Strasser, Rudolf ; Selberherr, Siegfried
Author_Institution :
Nat. Semicond. Corp., Santa Clara, CA, USA
Volume :
12
Issue :
1
fYear :
1999
fDate :
2/1/1999 12:00:00 AM
Firstpage :
76
Lastpage :
86
Abstract :
An integrated environment for the simulation of VLSI fabrication processes is presented. Emphasis is put on automated operation to achieve maximum efficiency in TCAD deployment. Addressing the increasing number and diversity of process steps in state-of-the-art semiconductor fabrication processes, mechanisms have been devised to support the smooth, automatic interaction of heterogeneous simulation tools with multiple data formats in the context of large-scale experiments for global calibration, device optimization, and yield improvement tasks. For maximum versatility, the operation of the environment is either controlled via a graphical user interface, a batch file, or a combination of the two. It is possible to submit predefined analysis tasks for background execution, while still being able to monitor and control operation and to access and view simulation data interactively. Split-lot experiments are performed on workstation clusters in parallel operation, delivering the desired results in the shortest possible time. The TCAD environment presented offers server functionality for running large number of complex simulations. At the same time, it supports the design and seamless integration into the environment of client task applications
Keywords :
VLSI; calibration; circuit optimisation; digital simulation; integrated circuit modelling; integrated circuit yield; semiconductor process modelling; technology CAD (electronics); TCAD deployment; VLSI; client task applications; device optimization; fabrication process simulation; global calibration; graphical user interface; heterogeneous simulation tools; integrated environment; multiple data formats; predefined analysis tasks; server functionality; simulation data; workstation clusters; yield improvement tasks; Analytical models; Automatic control; Calibration; Context modeling; Fabrication; Graphical user interfaces; Large-scale systems; Monitoring; Very large scale integration; Workstations;
fLanguage :
English
Journal_Title :
Semiconductor Manufacturing, IEEE Transactions on
Publisher :
ieee
ISSN :
0894-6507
Type :
jour
DOI :
10.1109/66.744527
Filename :
744527
Link To Document :
بازگشت