DocumentCode
1472819
Title
Josephson serial-to-parallel decoder
Author
Feld, D.A. ; Van Duzer, T. ; Yuh, P. ; Kaplan, S.B.
Author_Institution
Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA
Volume
6
Issue
3
fYear
1996
Firstpage
113
Lastpage
124
Abstract
We present the design and experimental demonstration of a 5-b serial-to-parallel decoder for a crossbar application. A serial train of seven bits is provided at the input with the first five being the code for selecting one of 32 output lines. The last two constitute the code that determines if the selected decoder in the crossbar switch should generate an output. Several circuit innovations were needed to meet the severe restrictions on power, current, and area required for the crossbar application. Operation of the circuit was demonstrated at 2 Gb.
Keywords
decoding; logic arrays; logic gates; superconducting logic circuits; superconducting switches; 5 bit; Josephson serial-to-parallel decoder; area; circuit innovations; crossbar application; crossbar switch; inverters; logic function array; logic gates; Circuits; Decoding; Laboratories; Microprocessors; Optical switches; Packet switching; Routing; Superconductivity; Technological innovation;
fLanguage
English
Journal_Title
Applied Superconductivity, IEEE Transactions on
Publisher
ieee
ISSN
1051-8223
Type
jour
DOI
10.1109/77.544778
Filename
544778
Link To Document