Some cellular logic arrays for non-restoring binary division

An array containing controlled adder-subtractor cells is described. An alternative array is presented which uses 2´s complement arithmetic to perform subtractions. The operating speeds of the arrays are considered in connection with the logical design of the cells. An application of cellular arrays in generating the Napierian logarithm of a binary number is outlined.