DocumentCode :
1476724
Title :
Error bounds for capacitance extraction via window techniques
Author :
Beattie, Michael W. ; Pileggi, Lawrence T.
Author_Institution :
Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA
Volume :
18
Issue :
3
fYear :
1999
fDate :
3/1/1999 12:00:00 AM
Firstpage :
311
Lastpage :
321
Abstract :
The overwhelming size of the capacitance extraction problem forces designers to localize the capacitive coupling and determine a distance (a “window”) outside of which the mutual capacitance between two wires is “small enough” to ignore. The primary difficulties with such approaches are determining how large the extraction windows have to be to capture all of the relevant mutual capacitances, and estimating the error incurred due to “windowing.” This paper proposes solutions for both problems. We first show that the shift-truncate method and the windowing method yield opposite bounds for the exact values of the mutual and self capacitances. It is also shown that the capacitance matrices resulting from the application of these two localization methods are positive definite and, therefore, lead to stable approximations of the exact parasitics system. For the windowing method, we show that the original asymmetric capacitance matrix can be made symmetric while guaranteeing the positive definiteness and making the error bounds even tighter. In summary, we describe an adaptive window sizing methodology based on error values from the windowing and shift-truncate bounds. The proposed methodology is also potentially useful in identifying crosstalk problem zones for interconnect optimization and noise reduction, and for the generation of noise-reducing design rules
Keywords :
VLSI; boundary-elements methods; capacitance; circuit optimisation; crosstalk; error analysis; integrated circuit interconnections; integrated circuit modelling; integrated circuit noise; matrix algebra; BEM; adaptive window sizing methodology; capacitance extraction; capacitance matrices; capacitive coupling; crosstalk problem zones; error bounds; error values; extraction windows; interconnect optimization; localization method; mutual capacitance; noise reduction; noise-reducing design rules; parasitics system; shift-truncate bound; stable approximations; symmetric capacitance matrix; window techniques; Crosstalk; Data mining; Design optimization; Integrated circuit interconnections; Integrated circuit noise; Noise generators; Noise reduction; Parasitic capacitance; Symmetric matrices; Wires;
fLanguage :
English
Journal_Title :
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Publisher :
ieee
ISSN :
0278-0070
Type :
jour
DOI :
10.1109/43.748161
Filename :
748161
Link To Document :
بازگشت