Title :
Fuzzy-based CMOS circuit partitioning in built-in current testing
Author :
Tseng, Wang-Dauh ; Wang, Kuochen
Author_Institution :
Dept. of Comput. & Inf. Sci., Nat. Chiao Tung Univ., Hsinchu, Taiwan
fDate :
3/1/1999 12:00:00 AM
Abstract :
We propose a fuzzy-based approach which provides a soft threshold to determine the module size for CMOS circuit partitioning in built-in current testing (BICT). Experimental results show that our design approach indeed provides a feasible way to exploit the design space of BICT partitioning in comparison with other approaches with a fixed threshold, and a better module size can thus be determined to reflect a change of circuit properties.
Keywords :
CMOS logic circuits; built-in self test; fuzzy systems; integrated circuit testing; logic partitioning; logic testing; BICT partitioning; CMOS circuit partitioning; built-in current testing; circuit properties; design space; fuzzy-based approach; module size; soft threshold; Circuit faults; Circuit noise; Circuit optimization; Circuit testing; Clocks; Costs; Current measurement; Delay; Packaging; Voltage;
Journal_Title :
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on