DocumentCode :
1478081
Title :
A 1.27 GHz, All-Digital Spread Spectrum Clock Generator/Synthesizer in 65 nm CMOS
Author :
De Caro, Davide ; Romani, Carlo Alberto ; Petra, Nicola ; Strollo, Antonio Giuseppe Maria ; Parrella, Claudio
Author_Institution :
Dept. of Electron. & Telecommun. Eng., Univ. of Napoli, Naples, Italy
Volume :
45
Issue :
5
fYear :
2010
fDate :
5/1/2010 12:00:00 AM
Firstpage :
1048
Lastpage :
1060
Abstract :
Spread spectrum clocking is an effective solution to reduce the electromagnetic interference produced by digital chips, using a clock signal with a frequency that is intentionally swept (frequency modulated) within a certain frequency range, with a predefined modulation profile. We present the implementation of an all-digital spread spectrum clock generator. The circuit is realized by using a design flow completely based on standard cells and is able to perform clock spreading with an arbitrary modulation profile and a modulation frequency up to 5 MHz. The circuit uses two digitally controlled delay lines driven by a digital modulator to synthesize the output waveform. A replica delay line is employed in a real-time measurement circuit to track process, voltage and temperature variations. A chip has been implemented in a 65 nm CMOS technology. The chip is able to generate signals up to 1.27 GHz. The measured peak level reduction of the clock spectrum, at 750 MHz output frequency, is 20.5 dB with a 6% modulation depth. The power dissipation is 44 mW @ 1.27 GHz.
Keywords :
CMOS integrated circuits; clocks; delay lines; frequency modulation; integrated circuit design; waveform analysis; CMOS technology; all-digital spread spectrum clock generator; all-digital spread spectrum clock synthesizer; clock signal; design flow; digital chip; digital modulator; digitally controlled delay lines; electromagnetic interference; frequency 1.27 GHz; frequency 750 MHz; frequency modulation; modulation frequency; modulation profile; output waveform; peak level reduction; power 44 mW; power dissipation; real-time measurement circuit; replica delay line; size 65 nm; spread spectrum clocking; temperature variation; voltage variation; CMOS technology; Circuits; Clocks; Delay lines; Digital modulation; Electromagnetic interference; Frequency modulation; Semiconductor device measurement; Spread spectrum communication; Synthesizers; Clock synthesis; EMI reduction; digitally controlled delay line; spread-spectrum clock generator (SSCG);
fLanguage :
English
Journal_Title :
Solid-State Circuits, IEEE Journal of
Publisher :
ieee
ISSN :
0018-9200
Type :
jour
DOI :
10.1109/JSSC.2010.2043461
Filename :
5453308
Link To Document :
بازگشت