Title :
Low-power L2 cache design for multi-core processors
Author :
Chung, C.-M. ; Kim, Jung-Ho
Author_Institution :
Sch. of Comput. Sci. & Eng., Seoul Nat. Univ., Seoul, South Korea
Abstract :
A low-power set-associative L2 cache design for a multi-core processor is proposed. Since this way-predicting L2 cache (WP-L2) predicts a destination way and accesses only the predicted way, it consumes less energy than a conventional set-associative L2 cache. Exploiting access patterns of an L2 cache, WP-L2 is based on two prediction logics; a look-ahead buffer (LAB) predicts the next sequential cache block and a way-affinity table (WAT) records the way number of the previous L2 cache access. Combining the logics, WP-L2 predicts correct ways for about 83% of L2 cache accesses and reduces about 22% of access latency and 44% of energy consumption compared to the conventional eight-way set-associative L2 cache.
Keywords :
cache storage; microprocessor chips; network synthesis; power consumption; L2 cache design; LAB; WAT; energy consumption; look-ahead buffer; multicore processors; way-affinity table;
Journal_Title :
Electronics Letters
DOI :
10.1049/el.2010.0642