DocumentCode :
1493990
Title :
From DSM-Based Planning to Design Process Simulation: A Review of Process Scheme Logic Verification Issues
Author :
Karniel, Arie ; Reich, Yoram
Author_Institution :
Sch. of Mech. Eng., Tel Aviv Univ., Tel Aviv, Israel
Volume :
56
Issue :
4
fYear :
2009
Firstpage :
636
Lastpage :
649
Abstract :
Planning product development processes (PDP), and particularly new product development (NPD) processes, is complex and challenging. The plan should reflect the product-related knowledge, including the influences of performing changes in one product component on the need to rework the design of other components. Given the complexity, dynamics, and uncertainties of design processes (DPs), the plan evaluation requires simulation tools. The design structure matrix (DSM) is a known method for DP planning. However, the DSM itself does not express all the relevant information required for defining process logic. Many logic interpretations are applicable in different business cases; yet, a consistent method of transforming a DSM-based plan to a logically correct concurrent process model in the case of iterative activities is lacking. A gap was identified between the literature concerning activities sequencing based on DSM and the process modeling literature concerning process verification. This survey systematically classifies the approaches used in DSM-based process planning, and discusses their strengths and limitations with problems related to process modeling logic verification of iterative processes. Demonstration of the logic differences emphasizes the need for simulation-based decision making according to the specific process attributes.
Keywords :
iterative methods; process planning; product development; production planning; concurrent process model; design process simulation; design structure matrix; process modeling literature; process scheme logic verification; product development process planning; product-related knowledge; simulation-based decision making; Costs; Decision making; Iterative methods; Lead time reduction; Logic design; Petri nets; Process design; Process planning; Product development; Uncertainty; Design process (DP); Petri nets (PN); design structure matrix (DSM); new product development (NPD); process knowledge; process verification; product development process (PDP); project scheduling; simulation; workflow (WF);
fLanguage :
English
Journal_Title :
Engineering Management, IEEE Transactions on
Publisher :
ieee
ISSN :
0018-9391
Type :
jour
DOI :
10.1109/TEM.2009.2032032
Filename :
5280349
Link To Document :
بازگشت