Title :
Nonvolatile Memory by All-Around-Gate Junctionless Transistor Composed of Silicon Nanowire on Bulk Substrate
Author :
Choi, Sung-Jin ; Moon, Dong-Il ; Kim, Sungho ; Ahn, Jae-Hyuk ; Lee, Jin-Seong ; Kim, Jee-Yeon ; Choi, Yang-Kyu
Author_Institution :
Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea
fDate :
5/1/2011 12:00:00 AM
Abstract :
A junctionless transistor with a width of 10 nm and a length of 50 nm is demonstrated for the first time. A silicon nanowire (SiNW) channel is completely surrounded by a gate, and the SiNW is built onto the bulk substrate. The proposed junctionless transistor is applied to a Flash memory device composed of oxide/nitride/oxide gate dielectrics. Acceptable memory characteristics are achieved regarding the endurance, data retention, and dc performance of the device. It can be expected that the inherent advantages of the junctionless transistor can overcome the scaling limitations in Flash memory. Hence, the junctionless transistor is a strong candidate for the further scaling of NAND Flash memory below the 20-nm node.
Keywords :
flash memories; nanowires; random-access storage; silicon; NAND flash memory; SiNW channel; all-around-gate junctionless transistor; bulk substrate; data retention; dc performance; flash memory device; memory characteristics; nonvolatile memory; oxide/nitride/oxide gate dielectrics; scaling limitation; silicon nanowire; size 10 nm; size 50 nm; Dielectrics; Flash memory; Junctions; Logic gates; Silicon; Substrates; Transistors; All-around gate (AAG); Bosch process; Flash memory; SONOS; bulk substrate; junctionless; junctionless field-effect transistor (FET); junctionless transistor; nanowire; silicon nanowire (SiNW);
Journal_Title :
Electron Device Letters, IEEE
DOI :
10.1109/LED.2011.2118734