Title :
Processing element design for a parallel computer
Author :
Kaneko, Katsuyuki ; Nakajima, Masaitsu ; Kakakura, Y. ; Nishikawa, Junji ; Okabayashi, Lchiro ; Kadota, Hiroshi
Author_Institution :
Matsushita Electr. Ind. Co. Ltd., Osaka, Japan
fDate :
4/1/1990 12:00:00 AM
Abstract :
A study has been made of how cost-effectiveness due to the improvement of VLSI technology can apply to a scientific computer system without performance loss. The result is a parallel computer, ADENA (Alternating Direction Edition Nexus Array), with a core consisting of four kinds of VLSI chips, two for processor elements (PES) and two for the interprocessor network (plus some memory chips). An overview of ADENA and an analysis of its performance are given. The design considerations for the PEs incorporated in ADENA are discussed. The factors that limit performance in a parallel processing environment are analyzed, and the measures employed to improve these factors at the LSI design level are described. The 42.6 sq cm CMOS PEs reach a peak performance of 20 MFLOPS and a 256-PE ADENA 1.5 GFLOPS has been achieved and 300 to 400 MFLOPS for PDE applications.<>
Keywords :
CMOS integrated circuits; VLSI; microprocessor chips; multiprocessor interconnection networks; parallel machines; reduced instruction set computing; 1.5 GFLOPS; 20 MFLOPS; 300 to 400 MFLOPS; ADENA; Alternating Direction Edition Nexus Array; CMOS; LSI design level; RISC; VLSI chips; VLSI technology; cost-effectiveness; interprocessor network; parallel computer; parallel processing; scientific computer system; CMOS technology; Concurrent computing; Graphics; High performance computing; Microprocessors; Parallel processing; Performance analysis; Process design; Vector processors; Very large scale integration;
Journal_Title :
Micro, IEEE
