Logic synthesis of a PLL phase frequency detector

The design of the phase frequency detector of the phase-locked loop (PLL) of the Strongarm microprocessor has been designed according to an asynchronous design methodology based on negative gates. This methodology is based on a CMOS gate delay model which takes into account the delays of input inverters. The resulting phase frequency detector presents a better performance than the conventional circuits used generally in phase-locked loops