DocumentCode :
1541349
Title :
Low Cost EVM Testing of Wireless RF SoC Front-Ends Using Multitones
Author :
Natarajan, Vishwanath ; Choi, Hyun Woo ; Banerjee, Aritra ; Sen, Shreyas ; Chatterjee, Abhijit ; Srinivasan, Ganesh ; Taenzler, Freidrich ; Bhattacharya, Soumendu
Author_Institution :
Intel Corp., Chandler, AZ, USA
Volume :
31
Issue :
7
fYear :
2012
fDate :
7/1/2012 12:00:00 AM
Firstpage :
1088
Lastpage :
1101
Abstract :
Error-vector-magnitude (EVM) is a system level specification that determines the overall modulation quality and exhibits strong correlation to the inherent nonidealities of a radio frequency (RF) system. In production testing, EVM tests incur significant cost due to the large number of symbols required to ensure test quality. In our approach, EVM is decomposed into its deterministic (due to static impairments: IQ mismatch, gain, AM-AM and AM-PM) and random (due to dynamic impairments: VCO phase noise, thermal noise) components. The static impairments are computed from the device under test (DUT) response to an optimized multitone test input. The dynamic impairments are computed using signal processing algorithms from the DUT test response to the same test input. The EVM of the RF system is then derived from the computed static and dynamic impairments, respectively. Experimental results show that significant reduction in test time is possible without compromising EVM test quality.
Keywords :
amplitude modulation; integrated circuit testing; phase modulation; phase noise; production testing; radio receivers; radio transmitters; radiofrequency integrated circuits; system-on-chip; thermal noise; voltage-controlled oscillators; AM-AM; AM-PM; IQ mismatch; VCO phase noise; device under test; error vector magnitude; low cost EVM testing; overall modulation quality; production testing; system level specification; test quality; thermal noise; wireless RF SoC front ends; Mathematical model; Noise; OFDM; Radio frequency; Receivers; Testing; Transmitters; Low cost error-vector-magnitude (EVM) testing; multicarrier system; system level testing; test cost;
fLanguage :
English
Journal_Title :
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Publisher :
ieee
ISSN :
0278-0070
Type :
jour
DOI :
10.1109/TCAD.2012.2187652
Filename :
6218236
Link To Document :
بازگشت