Hybrid scheme for low-power set associative caches

Proposed is a dual-mode-access cache to reduce power consumption in set associative caches for embedded systems. The proposed scheme introduces a pre-cache buffer to determine how to access the cache. This is a buffered dual-mode cache scheme. The proposed cache shows better prediction rates and lower power consumption than conventional caches, such as the phased cache or the way-prediction cache. Cacti and Simplescalar simulators have been used for these simulations using SPEC2000 benchmark programs. Experimental results show that the proposed cache reduces power consumption by an average of 19.7% over conventional caches.