Design and analysis of an optical waveguide tap for silicon CMOS circuits

A compact low-loss optical tap technology is critical for the incorporation of optical interconnects into mainstream complementary metal-oxide-semiconductor (CMOS) processes. For this work, an effort has been made to establish an optimal integrated optical tap design in terms of optical loss, bandwidth, economy, and process compatibility with multimetal layer CMOS circuits. A new device, which is based on a variation of the multimode interference effect, has been found to be especially promising. Two-dimensional (2-D) and three-dimensional (3-D) simulation results show low excess optical loss (<0.1 dB) for the design, and a nominal 40% (2.2 dB) optical coupling into the CMOS circuitry over a wide range of guide to substrate distances. Simulated tap devices are on the order of 15 [tin in length. Polymer waveguide materials are targeted for tap fabrication due to planarization properties, low cost, broad index control, and poling abilities for modulation-tuning functions. Low-cost silicon CMOS-based processing makes the new tap technology especially suitable for computer multichip module and board level interconnects, as well as for metro fiber to the home and desk telecommunications applications