Minimizing reflections and cross-talk in chip packages

One of the main objectives of optimizing the performance of chip packages is to create electrically transparent interconnections between the chips in electronic systems. This performance optimization can only be achieved if signal integrity (SI) problems such as reflections and cross-talk that occur within the packages can be reduced to within acceptable limits. In this contribution, we present novel techniques used for the derivation of design rules to minimize reflections and cross-talk in chip packages. Examples of such design rules include the following: Using an optimal choice and design of bends on package traces as well as vias to minimize reflections and distortions; Considering the effects of technological tolerances at the beginning of the design cycle to prevent unexpected reflections; Using an optimal choice of substrate technology, as well as an optimal number and arrangement of power/ground interplane vias in the vicinity of sensitive signal paths, so as to minimize cross-talk between package traces and vias, respectively