DocumentCode :
1571227
Title :
Hardware implementation of recursive algorithms
Author :
Mihhailov, Dmitri ; Sklyarov, Valery ; Skliarova, Iouliia ; Sudnitson, Alexander
Author_Institution :
Comput. Dept., TUT, Tallinn, Estonia
fYear :
2010
Firstpage :
225
Lastpage :
228
Abstract :
The paper presents new results in the hardware implementation and optimization of recursive sequential and parallel algorithms using the known and a new model of a hierarchical finite state machine. Applicability and advantages of the proposed methods are confirmed through numerous examples of the designed hardware circuits that have been analyzed and compared. The results of experiments and FPGA-based prototyping demonstrate clearly that the proposed innovations enable the required hardware resources to be decreased achieving at the same time better performance of recursive sorting algorithms compared to known implementations both in hardware and in software.
Keywords :
field programmable gate arrays; finite state machines; optimisation; parallel algorithms; recursive estimation; sequential estimation; FPGA; hardware circuits designed; hardware implementation; hardware resources; hierarchical finite state machine; optimization; parallel algorithms; prototyping; recursive sequential algorithms; Automata; Circuits; Concurrent computing; Hardware; Parallel algorithms; Software performance; Software prototyping; Sorting; Technological innovation; Tree data structures;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Circuits and Systems (MWSCAS), 2010 53rd IEEE International Midwest Symposium on
Conference_Location :
Seattle, WA
ISSN :
1548-3746
Print_ISBN :
978-1-4244-7771-5
Type :
conf
DOI :
10.1109/MWSCAS.2010.5548674
Filename :
5548674
Link To Document :
بازگشت