DocumentCode :
1573980
Title :
Reducing the error in phasor estimates from phasorlets in fault voltage and current signals
Author :
Serna, José A De La O
Author_Institution :
Program on Electr. Eng., Nuevo Leon State Univ., Mexico
fYear :
2005
Firstpage :
1094
Abstract :
An assessment and reduction of the phasor error infiltration in estimates from phasorlets is proposed in this paper through a generalized least square formulation of the problem. It introduces a computationally simple and quick estimator that exploits the structure of the sinusoidal model, and provides the finest stable phasor estimate, very useful for fault voltage signals. It also proposes an extended signal model, by including a dc component to the sinusoidal model, in order to have a better control of the phasor error, specially useful when an aperiodic component is present in the input signal. The numerical simulations illustrate the improvement in speed and accuracy of the estimates, obtained in decicycles, as well as its still wavering nature, considered as the persisting limitation of this technique.
Keywords :
least squares approximations; phase estimation; power system faults; current signals; error reduction; fault voltage signals; least square formulation; numerical simulation; phasor error inflitration; phasorlets estimation; sinusoidal model; Error correction; Filters; Frequency response; Least squares approximation; Numerical simulation; Signal analysis; Signal generators; State estimation; Telephony; Voltage;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Power Engineering Society General Meeting, 2005. IEEE
Print_ISBN :
0-7803-9157-8
Type :
conf
DOI :
10.1109/PES.2005.1489256
Filename :
1489256
Link To Document :
بازگشت