Title :
Adapting the reconfigurable spacecube processing system for multiple mission applications
Author :
Petrick, David ; Espinosa, Daniel ; Ripley, Robin ; Crum, Gary ; Geist, Andrei ; Flatley, Thomas
Author_Institution :
NASA Goddard Space Flight, Greenbelt, MD, USA
Abstract :
This paper highlights the methodology and effectiveness of adapting the reconfigurable SpaceCube system to solve complex application requirements for a variety of space flight missions. SpaceCube is a reconfigurable, modular, compact, multi-processing platform for space flight applications demanding extreme processing power. The SpaceCube system is suitable for most mission applications, particularly those that are computationally and data intensive such as instrument science data processing. We will show how the SpaceCube hybrid processing architecture is used to meet data processing performance requirements that traditional flight processors cannot meet. This paper discusses the flexible computational architecture of the SpaceCube system and its inherent advantages over other avionics systems. The SpaceCube v1.0 processing system features two commercial Xilinx Virtex-4 FX60 Field Programmable Gate Arrays (FPGA), each with two embedded PowerPC405 processors. The FPGAs are mounted in an innovative back-to-back method, which reduces the size of the circuit board design while maintaining the added benefit of two FPGAs. All SpaceCube v1.0 cards are 4" × 4", yielding a small, yet powerful hybrid computing system. The architecture exploits the Xilinx FPGAs, PowerPCs, and necessary support peripherals to maximize system flexibility. Adding to the flexibility, the entire system is modular. Each card conforms to a custom mechanical standard that allows stacking multiple cards in the same box. This paper will detail the use of SpaceCube in multiple space flight applications including the Hubble Space Telescope Servicing Mission 4 (HST-SM4), an International Space Station (ISS) radiation test bed experiment, and the main avionics subsystem for two separate ISS attached payloads. Each mission has had varying degrees of data processing complexities, performance requirements, and external interfaces. We will show the methodology used to minimize the changes required to - he physical hardware, FPGA designs, embedded software interfaces, and testing. This paper will summarize significant results as they apply to each mission application. In the HST-SM4 application we utilized the FPGA resources to accelerate portions of the image processing algorithms more than 25 times faster than a standard space processor in order to meet computational speed requirements. For the ISS radiation on-orbit demonstration, the main goal is to show that we can rely on the commercial FPGAs and processors in a space environment. We describe our FPGA and processor radiation mitigation strategies that have resulted in our eight PowerPCs being available and error free for more than 99.99% of the time over the period of four years. This positive data and proven reliability of the SpaceCube on ISS resulted in the Department of Defense (DoD) selecting SpaceCube, which is replacing an older and slower computer currently used on ISS, as the main avionics for two upcoming ISS experiment campaigns. This paper will show how we quickly reconfigured the SpaceCube system to meet the more stringent reliability requirements.
Keywords :
aerospace computing; avionics; embedded systems; field programmable gate arrays; logic design; peripheral interfaces; program testing; reconfigurable architectures; space vehicle electronics; telescopes; Department of Defense; DoD; HST-SM4 application; Hubble Space Telescope Servicing Mission 4; ISS radiation on-orbit demonstration; ISS radiation test bed experiment; International Space Station; SpaceCube hybrid processing architecture; SpaceCube v1.0 cards; SpaceCube v1.0 processing system; Xilinx Virtex-4 FX60 FPGA; avionics subsystem; circuit board design; complex application requirements; custom mechanical standard; data complexity; data processing; data processing performance requirements; embedded PowerPC405 processors; embedded software interface; field programmable gate array; flexible computational architecture; hybrid computing system; image processing algorithms; innovative back-to-back method; multiple card stacking; peripheral interface; processor radiation mitigation strategy; reconfigurable SpaceCube processing system; reliability requirements; software testing; space environment; space flight mission application; system flexibility maximization; Clocks; Field programmable gate arrays; NASA; SDRAM; Stacking; Switches;
Conference_Titel :
Aerospace Conference, 2014 IEEE
Conference_Location :
Big Sky, MT
Print_ISBN :
978-1-4799-5582-4
DOI :
10.1109/AERO.2014.6836227