Title :
ToPoliNano: A synthesis and simulation tool for NML circuits
Author :
Vacca, M. ; Frache, S. ; Graziano, M. ; Zamboni, M.
Author_Institution :
Dipt. di Elettron. e Telecomun., Politec. di Torino, Torino, Italy
Abstract :
Many new emerging technologies are currently studied as possible substitute of CMOS transistors. Among these technologies one of the most interesting is the NanoMagnetic Logic (NML), which combines computation and memory in the same device. Although many works analyze this technology at the device level, an high level analysis on complex circuits is required to fully understand its potentialities. As an absolute novelty we present in this work a tool for automatic synthesis and simulation of NML circuits. Starting from a circuit described using VHDL language, the circuit physical layout is extracted, using all the technological constraints actually known. The circuit is then simulated using a behavioral model of the basic logic gates. This model is validated through micromagnetic low level simulations. Using ToPoliNano, which is highly modular and customizable, the possibility to explore and analyze realistic and complex NML circuits will be greatly improved.
Keywords :
CMOS integrated circuits; circuit simulation; hardware description languages; logic circuits; logic gates; nanomagnetics; network synthesis; transistors; CMOS transistors; NML circuits; ToPoliNano; VHDL language; logic gates; micromagnetic low level simulations; nanomagnetic logic; Clocks; Logic gates; Silicon;
Conference_Titel :
Nanotechnology (IEEE-NANO), 2012 12th IEEE Conference on
Conference_Location :
Birmingham
Print_ISBN :
978-1-4673-2198-3
DOI :
10.1109/NANO.2012.6321982
