An improved division algorithm with a small lookup table and its implementation

This paper presents an improved Hung´s division algorithm, which can produce results with very low latency. In our method, a computing error bound is given, and a set of the optimum design parameters is provided. According to our design approach, hardware scale is significantly reduced, comparing with the original method. Our algorithm has been implemented on Xilinx FPGA, as kernel of channel estimator in an OFDM receiver. The results of hardware simulation show that the divider error, which is well controlled by our error bounds, satisfies our design requirements.