DocumentCode
1641177
Title
A high-linearity CMOS Programmable Gain Amplifier for wireless communications
Author
Lei, Qianqian ; Lin, Min ; Chen, Zhiming ; Shi, Yin
Author_Institution
Dept. of Appl. Electron., Xi´´an Univ. of Technol., Xi´´an, China
fYear
2010
Firstpage
196
Lastpage
198
Abstract
A low-power high-linearity PGA (Programmable Gain Amplifier) is proposed in this paper. The PGA adopts a differential degeneration structure to vary voltage gain and uses the closed-loop structure including the input op-amps to enhance the linearity. This PGA is fabricated in TSMC 0.13um CMOS technology. The measurements show that the PGA provides 64dB (3dB~66dB) gain range with a step of 1dB, the bandwidth of the multi-stage PGA is higher than 20MHz. The IIP3 (third order input referred intercept point) of the PGA is measured to be as high as 20dBm at the minimum gain, meanwhile the NF is 28dB when the PGA gain at 34dB settings. The PGA chain consumes 7mA (I path) from 3.3V single supply voltage.
Keywords
CMOS analogue integrated circuits; amplifiers; radio networks; CMOS technology; closed-loop structure; current 7 mA; differential degeneration structure; gain 34 dB; high-linearity CMOS programmable gain amplifier; input op-amps; noise figure 28 dB; size 0.13 mum; voltage 3.3 V; voltage gain; wireless communication; Baseband; CMOS integrated circuits; CMOS technology; Electronics packaging; Linearity; Noise measurement; Resistors;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State and Integrated Circuit Technology (ICSICT), 2010 10th IEEE International Conference on
Conference_Location
Shanghai
Print_ISBN
978-1-4244-5797-7
Type
conf
DOI
10.1109/ICSICT.2010.5667799
Filename
5667799
Link To Document