SRAM Core Modeling Methodology for Efficient Power Delivery Analysis

It is common that high performance integrated circuit today achieves faster processing speed by padding as many memory cells or SRAM (static random access memory) in its core logic as possible. The build-in SRAM cell allows the PCH (platform controller hub) to access the nearest data storage with least latency. While the SRAM cells are aggressively populating the PCH core, the total chip power consumption is increasing. Power gating technology becomes a juicy implementation on these SRAM to turn off the power when it is not in used. In this project, the computing power savings have achieved ~900mW and proven to be a good strategy for preserving mobile computing power and extension of battery life span. However, the aggressive implementation of power gating and un-gating technology, if not understood fully, will be leading to uncontrollable transient ac noise on the power delivery network (PDN) and ultimately impacting the PCH core performance. This paper describes a comprehensive approach in characterizing and optimizing the PDN invoked by the multiple SRAM cells power gate/un-gate dynamically. By deriving the worst case possible configurations on which each power gate/un-gate could happen within the same power supply domain, it allows the designer to first guesstimate how severe each transient droop will occur. This is followed by customizing the SRAM cells using a configurable clock latency to offset the power un-gate timing and spreading out the SSO (simultaneous switching output) noise such that the voltage droop is contained within an allowable budget. Secondary effect such as the sudden lost of capacitance reservoir following the power gate of SRAM and the appropriate approach in quantifying the SRAM capacitance during power gated and un-gated is discussed in this paper too. The paper is concluded with post-silicon measurement of SRAM power gate/un-gate transient characterization behavior, showing a good correlation to within 96% match to the pre-silicon estim- - ate. It is a proven method and can be leveraged to many processor and chipset designs which are looking for aggressive power savings while preserving the core performance to its optimum.