A methodology for timely verification of a complex SoC

This paper presents a novel and alternative methodology of logic/functional verification of a system-on-a-chip integrated-circuit. This methodology was used by our company for a successful and timely tape-out of our SoC. We will show a complete verification methodology that resulted in a fully-functional first silicon and quick time to market.