Title :
Current source modeling for power and timing analysis at different supply voltages
Author :
Knoth, Christoph ; Jedda, Hela ; Schlichtmann, Ulf
Author_Institution :
Inst. for Electron. Design Autom., Tech. Univ. Munchen, Munich, Germany
Abstract :
This paper presents a new current source model (CSM) that allows to model noise on supply nets originating from CMOS logic cells. It also captures the influence of dynamic supply voltage changes on power consumption and cell delay. The CSM models n/pMOS blocks separately to reduce the complexity of model components. Compared with other CSMs, only two-dimensional tables are needed. This results in low characterization times and high simulation speed. Moreover, no re-characterization is needed for different supply voltages. The model is tested in a SPICE simulator. A reduction in transient simulation time by up to 53X was observed in the results, while the error in delay and current consumption was typically less than 3 percent.
Keywords :
CMOS logic circuits; constant current sources; delays; integrated circuit noise; integrated circuit testing; CMOS logic cell; CSM; SPICE simulator; cell delay; complexity reduction; current consumption; current source model testing; delay error; dynamic supply voltage; n-pMOS model; noise model; power analysis; power consumption; supply net; timing analysis; transient simulation time reduction; two-dimensional table; Analytical models; Delay; Integrated circuit modeling; Pins; Table lookup; Transistors;
Conference_Titel :
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2012
Conference_Location :
Dresden
Print_ISBN :
978-1-4577-2145-8
DOI :
10.1109/DATE.2012.6176629
