• DocumentCode
    1657273
  • Title

    Sub 0.5 μm TCP metal etching in the ASTC

  • Author

    Christie, Rosemary ; Burns, Stuart ; Grewal, Virinder S. ; Spuler, Bruno

  • Author_Institution
    East Fishkill Facility, IBM ASTC, Hopewell Junction, NY, USA
  • fYear
    1994
  • Firstpage
    224
  • Abstract
    Summary form only given, as follows. The IBM Advanced Technology Center (ASTC) has alliances with the Siemens Corporation and Toshiba for 64M and 256M DRAM process development, state of the art equipment in a state of the art facility, has allowed for quick development of processes for these technologies. High density DRAM technologies have moved metal etching into the sub 0.5 μm regime. These smaller geometries place demanding requirements on metal etch processing. With an increase in wafer size and pattern density, it becomes increasingly difficult to produce uniform profiles across a wafer. Unlike other films, metal etching requires post etch treatment to prevent the onset of corrosion. In a manufacturing environment, low cost of ownership and good tool reliability are essential. This paper discusses sub 0.5 μm aluminum etching in a 200 mm LAM TCP 9600 Etch Chamber and post etch wafer treatment. Chemistries, powers, and pressures have been optimized to produce higher selectivities (<5:1) to photoresist, less RIE lag (<15%), and more uniform profiles across a wafer, better particle control and the extended life of etch tool hardware with these parameter optimizations are also discussed
  • Keywords
    integrated circuit metallisation; 0.5 micron; 200 mm; 256 Mbit; 64 Mbit; ASTC; Al; IBM Advanced Technology Center; LAM TCP 9600 Etch Chamber; RIE; TCP metal etching; high density DRAM technologies; manufacturing environment; post etch wafer treatment; reactive ion etching; sub half micron Al etching; Aluminum; Chemistry; Corrosion; Costs; Etching; Geometry; Manufacturing; Pressure control; Random access memory; Resists;
  • fLanguage
    English
  • Publisher
    ieee
  • Conference_Titel
    Advanced Semiconductor Manufacturing Conference and Workshop. 1994 IEEE/SEMI
  • Conference_Location
    Cambridge, MA
  • Print_ISBN
    0-7803-2053-0
  • Type

    conf

  • DOI
    10.1109/ASMC.1994.588254
  • Filename
    588254