DocumentCode :
16793
Title :
Variations in Nanometer CMOS Flip-Flops: Part II—Energy Variability and Impact of Other Sources of Variations
Author :
Alioto, Massimo ; Consoli, Elio ; Palumbo, Gaetano
Author_Institution :
ECE-Nat. Univ. of Singapore, Singapore, Singapore
Volume :
62
Issue :
3
fYear :
2015
fDate :
Mar-15
Firstpage :
835
Lastpage :
843
Abstract :
In this paper, the impact of variations on single-edge triggered flip-flops (FFs) is evaluated for a wide range of topologies. In particular, this Part II explicitly considers sources of variations such as voltage, temperature and variations induced by the clock network. The effect of variations on the energy and its tradeoff with performance is also investigated. This paper complements the previous Part I, which is focused on process variations and flip-flop timing. From a design perspective, the presented results provide well-defined guidelines for variation-aware selection of the flip-flop topologies, and for early budgeting of variations before detailed circuit design. Results are put into the technology scaling perspective through comparison of results at 65 and 28 nm. The results show that the technology scaling does not affect either the main findings of this analysis or the ranking of the considered topologies.
Keywords :
CMOS logic circuits; flip-flops; logic design; nanoelectronics; energy variability; flip-flop timing; nanometer CMOS flip-flops; process variations; single-edge triggered flip-flops; variation-aware selection; Clocks; Delays; Flip-flops; Master-slave; Sensitivity; Temperature sensors; Topology; Clocking; VLSI; energy efficiency; energy-delay tradeoff; flip-flops; leakage; nanometer CMOS; performance; process/voltage/temperature variations;
fLanguage :
English
Journal_Title :
Circuits and Systems I: Regular Papers, IEEE Transactions on
Publisher :
ieee
ISSN :
1549-8328
Type :
jour
DOI :
10.1109/TCSI.2014.2366813
Filename :
7008547
Link To Document :
بازگشت