DocumentCode
1693345
Title
Interface charge trapping and hot carrier reliability in high voltage SOI SJ LDMOSFET
Author
Antoniou, M. ; Udrea, F. ; Tee, E. Kho Ching ; Hao, Yang ; Pilkington, S. ; Yaw, Kee Kia ; Pal, D.K. ; Hoelke, A.
Author_Institution
Dept. of Eng., Univ. of Cambridge, Cambridge, UK
fYear
2011
Firstpage
336
Lastpage
339
Abstract
This paper demonstrates and explains the effects of hot carrier injection and interface charge trapping correlated with impact ionization under normal on-state conditions in a highly dense low-resistance Super-Junction LDMOSFET. The study is done through extensive experimental measurements and numerical simulations using advanced trap models. The introduction of the SJ structure in the drift region of the LDMOSFET allows a shorter length and significantly higher drift doping both of which result in very low on-state resistance for a given breakdown voltage 170V. However careful design and optimization of the Super-junction layers is needed to avoid the combined effects of parastic JFET effect, impact ionization and charge trapping. The paper discusses these complex phenomena and gives solutions to increase robustness against instability problems.
Keywords
MOSFET; hot carriers; junction gate field effect transistors; silicon-on-insulator; SOI super-junction LDMOSFET; drift doping; hot carrier injection; hot carrier reliability; impact ionization; instability problem; interface charge trapping; normal on-state condition; parastic JFET effect; trap model; voltage 170 V; Electric fields; Electron traps; Impact ionization; JFETs; Logic gates; Silicon;
fLanguage
English
Publisher
ieee
Conference_Titel
Power Semiconductor Devices and ICs (ISPSD), 2011 IEEE 23rd International Symposium on
Conference_Location
San Diego, CA
ISSN
1943-653X
Print_ISBN
978-1-4244-8425-6
Type
conf
DOI
10.1109/ISPSD.2011.5890859
Filename
5890859
Link To Document