Title :
Parallel model evaluation for circuit simulation on the PACE multiprocessor
Author :
Agrawal, Prathima ; Goil, S. ; Liu, Sally ; TROTTER, JOHN A.
Author_Institution :
AT&T Bell Labs., Murray Hill, NJ, USA
Abstract :
Device model evaluation, an essential part of a circuit simulator, is a compute-intensive task. A multiprocessor-based circuit simulator that ignores the parallelization of model equation formulation (LOAD), and just parallelizes the solution (SOLVE) of the equations will seriously degrade the simulation performance. This paper describes methods of parallelizing the LOAD part of a circuit simulator on PACE (Parallel Architecture for Circuit Evaluation) a distributed memory multiprocessor designed at AT&T Bell Laboratories. This is integrated with the parallel SOLVE algorithms given in our earlier work. Load balancing and minimization of interprocessor communication are used as the primary objectives of the parallel LOAD heuristics studied. Performance results, using the prototype PACE system, on benchmark circuits show the feasibility of our approach
Keywords :
circuit analysis computing; distributed memory systems; parallel algorithms; parallel architectures; program testing; PACE multiprocessor; Parallel Architecture for Circuit Evaluation; circuit simulation; distributed memory multiprocessor; load balancing; model equation formulation; multiprocessor-based circuit simulator; parallel LOAD heuristics; parallel SOLVE algorithms; parallel model evaluation; Circuit simulation; Computational modeling; Coupling circuits; Degradation; Differential equations; Jacobian matrices; Legged locomotion; Nonlinear equations; Parallel architectures; Predictive models;
Conference_Titel :
VLSI Design, 1994., Proceedings of the Seventh International Conference on
Conference_Location :
Calcutta
Print_ISBN :
0-8186-4990-9
DOI :
10.1109/ICVD.1994.282653
