Synthesis of initializable asynchronous circuits

We show that existing synthesis techniques may produce asynchronous circuits that are not initializable by gate level analysis tools even when the design is functionally initializable. Due to the absence of any initialization sequence, a fault simulator or test generator that assumes an unknown starting state will be completely ineffective for these circuits. In this paper, we show that proper consideration of initializability during the asynchronous circuit synthesis procedure can guarantee initializable implementations, The assignment of don´t cares during the synthesis procedure is intimately related to the initializability of the final implementation. We present a novel implicit enumeration procedure that selectively assigns don´t cares to obtain an initializable implementation. Initialization sequences are obtained as a by product of our synthesis procedure