Title :
A 6.25Gb/s pipelined half-rate decision feedback equalizer for high speed backplane data communications
Author :
Chen, Jing ; Kwasniewski, Tadeusz
Author_Institution :
Carleton Univ., Ottawa, Ont., Canada
Abstract :
A pipelined two post-tap half-rate decision feedback equalizer (HRDFE) is proposed. The circuit is composed of equalizing circuit and sampling circuit working at half rate clock, with cross-coupling output of interleaving sampler feedback to the input. A behavioral model of the HRDFE is built in MATLAB to prove the feasibility of the circuit. The design is verified by using 0.18μm CMOS process in SPECTRE. Simulation results show eye opening increases at speed up to 6.25Gb/s with data transmitted over a 34" FR4 backplane. The total power consumption is 8.91 mW with a 1.8V supply.
Keywords :
CMOS integrated circuits; data communication; decision feedback equalisers; high-speed integrated circuits; pipeline processing; 0.18 micron; 1.8 V; 6.25 Gbit/s; 8.91 mW; CMOS process; SPECTRE; circuit design; equalizing circuit; half-rate decision feedback equalizer; high speed backplane data communications; sampling circuit; Backplanes; Clocks; Data communication; Decision feedback equalizers; Feedback circuits; Interleaved codes; Mathematical model; Output feedback; Sampling methods; Semiconductor device modeling;
Conference_Titel :
IEEE-NEWCAS Conference, 2005. The 3rd International
Print_ISBN :
0-7803-8934-4
DOI :
10.1109/NEWCAS.2005.1496689
